Title page for ETD etd-07202010-194604


Document Type Master's Dissertation
Author Venter, Petrus Johannes
URN etd-07202010-194604
Document Title Feasibility of CMOS optical clock distribution networks
Degree MEng
Department Electrical, Electronic and Computer Engineering
Supervisor
Advisor Name Title
Prof M du Plessis Committee Chair
Keywords
  • clock disribution
  • CMOS
  • optical clock
  • optical interconnect
  • repeater
  • H-tree
  • detection
  • power consumption
Date 2010-05-27
Availability unrestricted
Abstract

CMOS is well known for its ability to scale. This fact is reflected in the aggressive scaling on a continual basis from the invention of CMOS up to date. As devices are scaled, device performance improves due to shorter channel lengths and more densely packed functions for the same amount of area. In recent years, however, the performance gain obtained through scaling has begun to suffer under the degradation of the associate interconnect performance. As devices become smaller, interconnects need to follow. Unlike transistors, the scaling of interconnects results in higher capacitances and resistances, thereby limiting overall system performance. Trying to alleviate the delay effects results in increased power consumption, especially in global structures such as clock distribution networks. A possible solution to this problem is the use of optical interconnects, which are fast and much less lossy than the electrical equivalents. This dissertation describes an investigation on what future technology nodes will entail in terms of power consumption of clock networks, and what is required for an optical alternative to become feasible. A common clock configuration is used as a basis for comparison, where both electrical and optical networks are designed to component level. Optimisation is done on both to ensure a reasonable comparison, and the results of the respective power consumption components are then compared in order to find the criteria for a feasible optical clock distribution scheme.

Copyright 2009, University of Pretoria. All rights reserved. The copyright in this work vests in the University of Pretoria. No part of this work may be reproduced or transmitted in any form or by any means, without the prior written permission of the University of Pretoria.

Please cite as follows:

Venter, PJ 2009, Feasibility of CMOS optical clock distribution networks, MEng dissertation, University of Pretoria, Pretoria, viewed yymmdd < http://upetd.up.ac.za/thesis/available/etd-07202010-194604/ >

C10/459/gm

Files
  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  dissertation.pdf 994.28 Kb 00:04:36 00:02:22 00:02:04 00:01:02 00:00:05

Browse All Available ETDs by ( Author | Department )

If you have more questions or technical problems, please Contact UPeTD.